久久综合色88_欧美激情国产日韩精品一区18_午夜精品一区二区三区在线观看 _自拍日韩亚洲一区在线

        1、培訓過程中，如有部分內容理解不透或消化不好，可免費在以后培訓班中重聽；
        2、培訓結束后,授課老師留給學員聯系方式,保障培訓效果,免費提供課后技術支持。
        3、培訓合格學員可享受免費推薦就業機會。

培訓方式以講課和實驗穿插進行。

Description:

?

This is an Engineer Explorer course for designers familiar with Static Timing Analysis (STA). This course does not teach the basics of STA. See the Prerequisites section.

?

This course is a detailed exploration of the timing and signal integrity analysis capabilities of the Encounter?? Timing System. You explore static timing analysis, signal integrity analysis with crosstalk coupling, and IR drop and multi-supply/multi-voltage (MSMV) effects that are inherent in advanced process nodes with feature sizes 90 nm and below. It is necessary to analyze these effects and take them into account in advanced process designs to insure the highest probability of first silicon success. An introduction to SSTA (Statistical Static Timing Analysis)is included as a new feature starting with the 7.1 release.

?

Learning Objectives

?

In this course, you?
●?? Review static timing analysis concepts?
●?? Run timing analysis and apply basic debugging approaches?
●?? Study interconnect crosstalk effects and analysis principles?
●?? Run crosstalk analysis and practice debugging methods?
●? Study power supply IR drop and MSMV effects on timing and signal integrity?
●? Setup Multi-Mode Multi-Corner (MMMC) analysis?
●? Perform some advanced Tcl scripting

?

Software

?

Encounter? Timing System

?

Agenda

?

Unit 1

?

●? Introduction?
●? Timing Analysis Concepts?
●? Timing Analysis Lab?
●? Crosstalk and Signal Integrity Analysis?
●? Noise Library Characterization Lab?
●? Crosstalk Analysis Lab?
●? Power Supply IR Drop and MSMV Analysis?
●? IR Drop/MSMV Lab

?

Unit 2

?

●? Advanced Topics?
●? MMMC Lab?
●? Advanced Tcl Scripting Lab
●? Wrap-up

?

Audience:

?

●?? CAD Engineers
●?? Place and Route Designers
●?? IC Designers
●?? Digital IC Designers
●?? Design Engineers
●?? Chip Designers